


01. Block Diagram
 02. System Setting
 03. CPU(1)_DDI/eDP
 04. CPU(2)_DDR4
 05. CPU(3)_+VCCCORE
 06. CPU(4)_+VCCGT
 07. CPU(5)_+VDDQ/IO/SA
 08. CPU(6)_CPU GND
 09. CPU(7)_CFG/RSVD
 15. DDR4(0)_Termination
 16. DDR4(1)_Memory Down
 17. DDR4(2)_SO-DIMM1
 18. DDR4(3)_CA/DQ Voltage
 20. PCH(1)_SMB,LPC
 21. PCH(2)_LPSS,ISH
 22. PCH(3)_HDA,SDIO
 23. PCH(4)_PCIE,SATA,USB,SSIC
 24. PCH(5)_CLK,RTC,HDA,SDIO
 25. PCH(6)_SYS PWR
 26. PCH(7)_POWER
 28. PCH(8)_SPI,SMB
 30. EC_IT8987E/BX
 31. TP / Keyboard
 32. RST_Reset Circuit
 33. INTEL LAN_I219
 34. RJ45
 36. AUDIO_ALC255
 37. AUDIO_COMBO JACK
 40. Card Reader-RT55229
 44. BUG_Debug
 45. LVDS_output
 46. CRT RTD2166
 47. Display Port Switch
 48. TV(1)_HDMI
 49.
 50. THERMAL / FAN
 51. SATA HDD/ SSD
 52. USB JACK
 53. NGFF_WLAN/ WiGig
 56. LED
 57. Discharge
 60. DC-IN/ Batt connector
 61. Touch Panel
 62.
 65. ME_CONN,Skew Hole
 66. BRD Conn
 67. MLB to IO
 68. BYPASS EC SEQUENCE
 70. VGA-PCIE
 71. VGA-N16P-GT FRAME BUFFER GDDR5
 72. VGA_RGB,XTAL GDDR5
 73. VGA_LVDS_HDMI GDDR5
 74. VGA_GPIO,STRAP GDDR5
 75. VGA_Power,GND GDDR5
 76. VGA_CHA VRAM GDDR5
 77. VGA_CHB VRAM GDDR5
 80. POWER_VCORE for U22
 81. POWER_SYSTEM
 82. POWER_+1.0VSUS & 2.5V
 83. POWER_DDR & VTT_DSC
 84. POWER_+1.8VSUS
 85. POWER_+1.5VS_VGA
 86. POWER_+1.05VS_VGA
 87. POWER_+VGA_VCORE
 88. POWER_CHARGER
 89. POWER_AC_PD Input
 90. POWER_DETECT
 91. POWER_LOAD SWITCH
 92. POWER_PROTECT
 93. POWER_SIGNAL
 94. POWER_FLOWCHART

EJ4DA Skylake U / EJRDA Kabylake U

(2+2) Rev2.0 2016/09/02

BLOCK DIAGRAM



<Variant Name>


5					4					3					2					1					
D																									D
C																									C
B																									B
A																									A
5					4					3					2					1					

Vinafix.com

Title		
<Title>		
Size A	Document Number EJ14	Rev 1.0
Date:	Tuesday, October 04, 2016	Sheet 2 of 99


Vinafix.com

Title			<Title>		
Size	Document Number				Rev
A	EJ14				1.0
Date:	Tuesday, October 04, 2016				Sheet 2 of 99



DDI Port 1: HDMI

DDI Port 2: DP Switch



R0341由EC control 觸發時的對地電阻也是要介於 70-200 ohm (depends on under-shoot measurement result),預留0ohm是調整空間







Table 5-10. DDI Disabling and Termination Guidelines

Port	Strap	How to Enable Port?	How to Disable Port?
Port 1	DDPB_CTRLDATA	Pull up to 3.3 V with 2.2-k Ω \pm 5% resistor	No Connect
Port 2	DDPC_CTRLDATA	Pull up to 3.3 V with 2.2-k Ω \pm 5% resistor	No Connect

Pull down at connector side










Change to Power Side

Change to Power Side

Change to Power Side








6.4 Reset and Miscellaneous Signals

Table 6-8. Reset and Miscellaneous Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
CFG[19:0]	<p>Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired.</p> <p>Intel recommends placing test points on the board for CFG pins.</p> <ul style="list-style-type: none">CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted.<ul style="list-style-type: none">1 = (Default) Normal Operation; No stall.0 = Stall.CFG[1]: Reserved configuration lane.CFG[2]: PCI Express* Static x16 Lane Numbering Reversal.<ul style="list-style-type: none">1 = Normal operation0 = Lane numbers reversed.CFG[3]: Reserved configuration lane.CFG[4]: eDP enable:<ul style="list-style-type: none">1 = Disabled.0 = Enabled.CFG[6:5]: PCI Express* Bifurcation<ul style="list-style-type: none">00 = 1 x8, 2 x4 PCI Express*01 = reserved10 = 2 x8 PCI Express*11 = 1 x16 PCI Express*CFG[7]: PEG Training:<ul style="list-style-type: none">1 = (default) PEG Train Immediately following RESET# de assertion.0 = PEG Wait for BIOS for training.CFG[19:8]: Reserved configuration lanes.	I/O	GTL	SE	All processor lines. CFG[2], CFG[6:5] and CFG[7] are relevant for H and S-processor line only and test point may be placed on the board for them.



1.3.2 [U] Skylake-U and Cannonlake-U Compatibility Decoupling Requirement

MOW WW50 reserve pins (U11 and U12) for 1.8V were added to Skylake-U PCH to support Cannonlake-U PCH compatibility. For Skylake-U, the following changes will be made to Table 52-8 in the Skylake-U Platform Design Guide (1BP1543016).

Table 52-8 - Decoupling and Power Connection Requirement for Skylake-U PCH

Voltage Source	Area	PCB pins adjacent power net	Value	Size	Quantity	Placement Note (Distance / Wipe)	Place comment(s) near SMT(s)
VL8A	VCCST_CPU	A78	-	-	-	-	-
	VCCST_CPU	A41	1 uF	0402	1	E (<10 mm)	A41
	VCC_STP	U11, U12	1 uF	0402	1	E (<10 mm)	U11, U12 (Note 1 & 5)

+VCCST_CPU 3.5,7,25,32
+1.8VSUS 24,26,84



Title			
<Title>			
Size	Document Number		Rev
A	EJ14		1.0
Date:	Tuesday, October 04, 2016	Sheet	10 of 99



5

4

3

2

1

D

C

B

A

D

C

B

A

Title

<Title>

Size
A

Document Number
EJ14

Rev
1.0

Date: Tuesday, October 04, 2016

Sheet 11 of 99



5

4

3

2

1

D

C

B

A

D

C

B

A

Title

<Title>

Size
A

Document Number
EJ14

Rev
1.0

Date: Tuesday, October 04, 2016

Sheet 12 of 99






Title			
<Title>			
Size	Document Number		Rev
A	EJ14		1.0
Date:	Tuesday, October 04, 2016		Sheet 14 of 99


DDR4(0)_Termination

+0.6VS +0.6VS 17,57,83
+1.2V +1.2V 4,7,16,17,18,57,83



Average placed close to +VDDQ_VTT power plane





STD




Table 4-52. DDR4 SODIMM Power Plane Decoupling

Memory Configuration	Power Domain	Decoupling Location	Qty x μ F (size)	Note
DDR4 SODIMM LDC	VDDQ	4 near each side of the DIMM connector close to VDD pins	16x 10 μ F (0603)	
		4 near each side of the DIMM connector close to VDD pins	16x 1 μ F (0402)	
	VTT	Place these caps on the VTT plane close to SODIMM	1x 330 μ F (7343)	
		Place these caps on the VTT plane close to SODIMM	1x 10 μ F (0805)	
	VPP	Place these caps on the VTT plane close to SODIMM	1x 10 μ F (0805)	
		Place these caps on the VTT plane close to SODIMM	4x 1 μ F (0402)	
	VDDSPD	Place close to DIMM	1x 2.2 μ F (0402)	

Notes:
1. Total quantity is referring to 2 channels.

<Variant Name>

PEGATRON Title **DOR4(1) SO-DIMM0**

PEGATRON PROPRIETARY AND CONFIDENTIAL

SG1/HW3 Engineer: **Nigo Lee**


Size Custom Project Name Rev 1.0

Date: Tuesday, October 04, 2016 Sheet 17 of 99

M3: CPU driven VREF path is stuffed be default.
M1: VREF_DQ driven by a Voltage Divider Network during Processor power-off


+1.2V		+1.2V	4,7,15,16,17,57,83
+V_VREF_CA_DIMM0		+V_VREF_CA_DIMM0	16
+V_VREF_CA_DIMM1		+V_VREF_CA_DIMM1	17

M3 →



M1 →

M3 →



M1 →

Figure 4-45. SKL U DDR4/-RS SODIMM V_{REF-CA} Overview







Figure 4-46. SKL U DDR4/-RS x16 Devices Memory Down V_{REF-CA} Overview






Title			
<Title>			
Size	Document Number		Rev
A	EJ14		1.0
Date:	Tuesday, October 04, 2016	Sheet	19 of 99




SMBALERT# / GPP_C2	TLS Confidentiality	Rising edge of RSMRST#	<p>This signal has a weak internal pull-down.</p> <p>0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)</p> <p>1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after RSMRST# de-asserts. This signal is in the primary well.
--------------------	---------------------	------------------------	--




ID2	ID1	ID0	PCB Rev
0	0	0	R1.0
0	0	1	R1.1
0	1	0	R1.2
0	1	1	R1.3
1	0	0	R2.0
1	0	1	TBD
1	1	0	TBD
1	1	1	TBD

0: No SSD	0: DSC
-----------	--------


MEM_ID0	MEM_ID1	MEM_ID2	MEM_ID3	Description		
GPP_B15	GPP_B16	GPP_B17	GPP_C15	Setting	Vendor PN	PEGA PN
0	0	0	0	HYNIX4G	H5AN8G6NAFR-UHC	0315-01W60PB
0	0	1	0	HYNIX 2G	H5AN4G6NAFR-UHC	0315-01EK0PB
0	1	0	0	SAMSUNG 4G	K4A8G165WB-BCRC	0315-01C80PB
0	1	1	0	SAMSUNG2G	K4A4G165WE-BCPB	0315-01WA0PB
1	0	0	0	MICRON 4G	MT40A512M16JY-083E:B	0315-01W90PB
1	0	1	0	MICRON 2G	N/A	N/A
1	1	0	0	Reserved	Reserved	Reserved
1	1	1	0	Reserved	Reserved	Reserved




+3VS ○ +3VS 3,4,17,20,21,23,24,30,31,32,33,36,37,40,45,48,50,51,52,53,57,61,91,92
+3VSUS_ORG ○ +3VSUS_ORG 20,21,23,25,26





Recommended Routing : Stripline < 2"
Alternative Routing : Microstrip < 1" (less noise-reduction)








USB #1 (Capable of 40 Gb)	USB #2	USB #3	USB #4	USB #5	USB #6	USB #7	USB #8	USB #9	USB #10	USB #11	USB #12	USB #13	USB #14	USB #15	USB #16	USB #17	USB #18	USB #19	USB #20	USB #21	USB #22	USB #23	USB #24	USB #25	USB #26	USB #27	USB #28	USB #29	USB #30	USB #31	USB #32	USB #33	USB #34	USB #35	USB #36	USB #37	USB #38	USB #39	USB #40	USB #41	USB #42	USB #43	USB #44	USB #45	USB #46	USB #47	USB #48	USB #49	USB #50	USB #51	USB #52	USB #53	USB #54	USB #55	USB #56	USB #57	USB #58	USB #59	USB #60	USB #61	USB #62	USB #63	USB #64	USB #65	USB #66	USB #67	USB #68	USB #69	USB #70	USB #71	USB #72	USB #73	USB #74	USB #75	USB #76	USB #77	USB #78	USB #79	USB #80	USB #81	USB #82	USB #83	USB #84	USB #85	USB #86	USB #87	USB #88	USB #89	USB #90	USB #91	USB #92	USB #93	USB #94	USB #95	USB #96	USB #97	USB #98	USB #99	USB #100	USB #101	USB #102	USB #103	USB #104	USB #105	USB #106	USB #107	USB #108	USB #109	USB #110	USB #111	USB #112	USB #113	USB #114	USB #115	USB #116	USB #117	USB #118	USB #119	USB #120	USB #121	USB #122	USB #123	USB #124	USB #125	USB #126	USB #127	USB #128	USB #129	USB #130	USB #131	USB #132	USB #133	USB #134	USB #135	USB #136	USB #137	USB #138	USB #139	USB #140	USB #141	USB #142	USB #143	USB #144	USB #145	USB #146	USB #147	USB #148	USB #149	USB #150	USB #151	USB #152	USB #153	USB #154	USB #155	USB #156	USB #157	USB #158	USB #159	USB #160	USB #161	USB #162	USB #163	USB #164	USB #165	USB #166	USB #167	USB #168	USB #169	USB #170	USB #171	USB #172	USB #173	USB #174	USB #175	USB #176	USB #177	USB #178	USB #179	USB #180	USB #181	USB #182	USB #183	USB #184	USB #185	USB #186	USB #187	USB #188	USB #189	USB #190	USB #191	USB #192	USB #193	USB #194	USB #195	USB #196	USB #197	USB #198	USB #199	USB #200	USB #201	USB #202	USB #203	USB #204	USB #205	USB #206	USB #207	USB #208	USB #209	USB #210	USB #211	USB #212	USB #213	USB #214	USB #215	USB #216	USB #217	USB #218	USB #219	USB #220	USB #221	USB #222	USB #223	USB #224	USB #225	USB #226	USB #227	USB #228	USB #229	USB #230	USB #231	USB #232	USB #233	USB #234	USB #235	USB #236	USB #237	USB #238	USB #239	USB #240	USB #241	USB #242	USB #243	USB #244	USB #245	USB #246	USB #247	USB #248	USB #249	USB #250	USB #251	USB #252	USB #253	USB #254	USB #255	USB #256	USB #257	USB #258	USB #259	USB #260	USB #261	USB #262	USB #263	USB #264	USB #265	USB #266	USB #267	USB #268	USB #269	USB #270	USB #271	USB #272	USB #273	USB #274	USB #275	USB #276	USB #277	USB #278	USB #279	USB #280	USB #281	USB #282	USB #283	USB #284	USB #285	USB #286	USB #287	USB #288	USB #289	USB #290	USB #291	USB #292	USB #293	USB #294	USB #295	USB #296	USB #297	USB #298	USB #299	USB #300	USB #301	USB #302	USB #303	USB #304	USB #305	USB #306	USB #307	USB #308	USB #309	USB #310	USB #311	USB #312	USB #313	USB #314	USB #315	USB #316	USB #317	USB #318	USB #319	USB #320	USB #321	USB #322	USB #323	USB #324	USB #325	USB #326	USB #327	USB #328	USB #329	USB #330	USB #331	USB #332	USB #333	USB #334	USB #335	USB #336	USB #337	USB #338	USB #339	USB #340	USB #341	USB #342	USB #343	USB #344	USB #345	USB #346	USB #347	USB #348	USB #349
---------------------------	--------	--------	--------	--------	--------	--------	--------	--------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------







+3VSUS	4,26,28,30,31,33,51,52,53,68,81,92
+VCCDSW	26,30
+3VSUS_ORG	20,21,22,23,26
+3V	31,44,45,57,91,92
+VCC_RTC	24,26,36,60
+VCCST_CPU	3,5,7,9,32

ALL_SYS_PWRGD delay 99 ms from EC



EC delay ALL_SYSTEM_PWRGD 2ms



Vinafix.com

Pegatron Proprietary and Confidential	
Project Name: PCH(6)_SYS_PWR	Engineer: Nigo Lee
Size: 114	Rev: 1
Date: Tuesday, October 04, 2016	Sheet: 25 of 98



5

4

3

2

1

D

C

B

A

D

C

B

A

Title

<Title>

Size
A

Document Number
EJ14

Rev
1.0




Date:

Tuesday, October 04, 2016



Sheet

27 of 99

PCH SPI_CLK#/SO/SI/CS#0 SPI_WP#_IO2/SPI_HOLD#_IO3
--



PCH SMBus





5

4

3

2

1

D

C

B

A

D

C

B

A

Title

<Title>

Size
A

Document Number
EJ14


Rev
1.0

Date:




Tuesday, October 04, 2016

Sheet



29 of 99



Keyboard






Click Pad




Finger Print




+3VSO --- +3VS 3,4,17,20,21,22,23,24,30,31,32,36,37,40,45,48,50,51,52,53,57,61,91,92
 +3VSUSO --- +3VSUS 4,25,26,28,30,31,51,52,53,68,81,92








Power sequence




	Min.	Typical	Max.	Units
Rt1	0.5	-	100	ms
Rt2	50	-	-	ms
Rt3	-	-	15	ms






EMI request




Place near chassis GND





EMI request


PEGATRON		Title : RJ45	
BG1/HW3	Engineer:	Nigo Lee	
Size	Project Name	EJ14	
Custom	P/N	Rev 1.0	
Date: Tuesday, October 04, 2016		Sheet	34 of 99



AMP De-Pop Control circuit




Universal Audio Jack




DMIC

Vinafix.com




Single MIC	Left Channel	Right Channel
CS Pin	Pull Down	Pull Up




Global Headset

ALC255 embedded hardware auto-switch to switch to switch Microphone signal and reference GND to support OMTP (Nokia type) and CTIA (iPhone type) headset in the same physical phone jack.

CTIA (iPhone)



OMTP (Nokia)



<Variant Name>

PEGATRON Title COMBO JACK	
PEGATRON PROPRIETARY AND CONFIDENTIAL	
Size Custom	Engineer: Nigo Lee
Project Name	EJ14
Date: Tuesday, October 04, 2016	Rev: 1.0
Sheet 37	of 99



Title			
<Title>			
Size	Document Number		Rev
A	EJ14		1.0
Date:	Tuesday, October 04, 2016	Sheet	38 of 99



5

4

3

2

1

D

C

B

A

D

C

B

A

Title

<Title>

Size
A

Document Number
EJ14

Rev
1.0

Date: Tuesday, October 04, 2016 Sheet 39 of 99

Vinafix.com

Vinafix.com

PEGATRON		Title : Dead Battery	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
		Engineer: Nigo Lee	
Size A	Project Name EJ14		Rev 1.0
Date: Tuesday, October 04, 2016		Sheet	43 of 99

Vinafix.com




Vinafix.com

PEGATRON		Title CRT RTD2166	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
RG1AHW3		Engineer: Nigo Lee	
Size C	Project Name EJ14	Rev 1.0	
Date: Tuesday, October 04, 2016		Sheet	46 of 99

Vinafix.com

PEGATRON		Title : DP_SWITCH	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
RG14HW3		Engineer: Nigo Lee	
Size C	Project Name EJ14	Rev 1.0	
Date: Tuesday, October 04, 2016		Sheet	47 of 99



HDMI



Output pre-emphasis setting; Internal pull down at ~150k Ω , 3.3V I/O.
L: no pre-emphasis
H: 2.5dB pre-emphasis

Receiver equalization setting; Internal pull down at ~150k Ω , 3.3V I/O.
L: programmable EQ for channel loss up to 12.45dB @ 30Gbps
H: programmable EQ for channel loss up to 4.3dB @ 30Gbps
M: programmable EQ for channel loss up to 8.6dB @ 30Gbps



DC coupling enable; Internal pull down at ~150k Ω , 3.3V I/O.
L: default, AC coupling input
H: DC coupling input





Vinafix.com

Title			
eMMC			
Size	Document Number		Rev
B	EJ14		1.0
Date:	Tuesday, October 04, 2016	Sheet	49 of 99

+3VS 3,4,17,20,21,22,23,24,30,31,32,33,36,37,40,45,48,51,52,53,57,61,91,92
+5VS 31,36,48,51,57,61,80,91,97






PEGATRON		Title THERMAL/ FAN	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer:		Nigo Lee	
Size	Project Name	Rev	
Custom	EJ14	50	
Date: Tuesday, October 04, 2016		Sheet 50 of 99	





SSD type detection		
Interface	Device side	PCH side
PCIe	Hi-z	H
SATA	L	L
NO SSD	Hi-z	H





USB2.0 / UART



USB3.0 / USB2.0 colay



USB3.0



PLACE ESD Diodes near USB Connecto










+3V_WLAN_WP1 bypass capacitor:
Place 0.1uF near pin 2,4

+3V_WLAN_WP1 bypass capacitor:
Place 0.1uF near pin 72,74.

WLAN / BT

Place 10uF near +3V_WLAN_WP1 source side.

Place 10uF near +3V_WLAN_WP1 source side.





5

4

3

2

1

D

C

B

A

D

C

B

A

Title

<Title>

Size
A

Document Number
EJ14

Rev
1.0



Date: Tuesday, October 04, 2016


Sheet 54 of 99





Title			
<Title>			
Size	Document Number		Rev
A	EJ14		1.0
Date:	Tuesday, October 04, 2016	Sheet	55 of 99


Charger LED





+3VA	3, 4, 17, 20, 21, 22, 23, 24, 30, 31, 32, 33, 36, 37, 40, 45, 48, 50, 51, 52, 53, 61, 91, 92
+3VA	24, 30, 31, 36, 53, 56, 81, 88, 93
+0.6VS	15, 17, 83
+1.5VS	36, 84
+5VS	31, 36, 48, 50, 51, 61, 80, 91, 97
+VCCIO	3, 7, 91
+12VS	28, 31, 91
+VCCSA	5, 80
+VCCGT	6, 80
+3V	25, 31, 44, 45, 91, 92
+1.2V	4, 7, 15, 16, 17, 18, 83
+1.0V	7, 91
+2P5VPP	16, 17, 85
+VGA_VCORE	75, 97
+3VS_VGA	74, 75, 91, 96, 97
+1.05VS_VGA	70, 71, 72, 96
+1.35VS_VGA	71, 75, 76, 77, 86
+3VS_AON_VGA	70, 72, 74, 75, 91





5

4

3

2

1

D

C

B

A

D


C

B

A

Vinafix.com

Title			
<Title>			
Size	Document Number		Rev
A	EJ14		1.0
Date:	Tuesday, October 04, 2016		Sheet 58 of 99



5

4

3

2

1

D

C

B

A

D

C

B

A

Title

<Title>


Size
A

Document Number
EJ14

Rev
1.0




Date: Tuesday, October 04, 2016 Sheet 59 of 99

DC Jack WTB CONN






+VCC_RTC	+VCC_RTC	24,25,26,36
+3VA_EC	+3VA_EC	28,30,32
+3VA	+3VA	24,30,31,36,53,56,57,81,88,93
+5VA	+5VA	56,81
+1.0VSUS	+1.0VSUS	26,82
+1.8VSUS	+1.8VSUS	9,24,26,84
+3VSUS	+3VSUS	4,25,26,28,30,31,33,51,52,53,68,81,92
+5VSUS	+5VSUS	52,56,81
+12VSUS	+12VSUS	81,91
+3V	+3V	25,31,44,45,57,91,92
+12V	+12V	91
+3VS	+3VS	3,4,17,20,21,22,23,24,30,31,32,33,36,37,40,45,48,50,51,52,53,57,61,91,92
+5VS	+5VS	31,36,48,50,51,57,61,80,91,97
+12VS	+12VS	28,31,57,91
+AC_BAT_SYS	+AC_BAT_SYS	45,80,81,82,83,86,88,97
+A/D_DOCK_IN	+A/D_DOCK_IN	88
+BAT_CON	+BAT_CON	88
+VCCORE	+VCCORE	5,57,80
+VCCGT	+VCCGT	6,57,80
+VCCSA	+VCCSA	7,57,80
+VCCIO	+VCCIO	3,7,57,91
+RTCBAT	+RTCBAT	24

Battery Connector



+5VS 31,36,48,50,51,57,80,91,97
+3VS 3,4,17,20,21,22,23,24,30,31,32,33,36,37,40,45,48,50,51,52,53,57,91,92



<Variant Name>

PEGATRON		Title : Touch Panel Conn	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: Nigo Lee	
Size Custom	Project Name		Rev 1.0
Date: Tuesday, October 04, 2016	Sheet 61 of 99		

Vinafix.com

<Variant Name>


PEGATRON		Title JPM	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
RG1AHW3		Engineer: Nigo Lee	
Size	Project Name		Rev
C	EJ14		
Date: Tuesday, October 04, 2016		Sheet	62 of 99




Title			
<Title>			
Size	Document Number		Rev
A	EJ14		1.0
Date:	Tuesday, October 04, 2016	Sheet	63 of 99

Vinafix.com


CU




WLAN NUT




A




D




J 定位孔




B




E




K 定位孔




C




F



BGA CPU NUTx4



BGA GPU NUTx2



<Variant Name>		Title: ME_CONN,Skew Hole	
PEGATRON PROPRIETARY AND CONFIDENTIAL		Engineer: Nigo Lee	
Size B	Project Name EJ14	Date: Tuesday, October 04, 2016	Rev 1.0
Sheet 65 of 99			

PWR BRD


+5VA		+5VA	56,81
+3VA		+3VA	24,30,31,36,53,56,57,81,88,93

<h1>PEGATRON</h1>				Title: PWR BRD/ IO BRD	
PEGATRON PROPRIETARY AND CONFIDENTIAL 65171110					
Engineer: Nigo Lee					
Size	Project Name			Rev	
Tuesday, October 04, 2016	EJ14			1.0	
Date:	Sheet	66	of	99	



Vinafix.com

PEGATRON		Title : MLB to IO	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
SG1HW3		Engineer: Nigo Lee	
Size Custom	Project Name EJ14		Rev 1.0
Date: Tuesday, October 04, 2016		Sheet 67 of 99	1

+3VSUS 4,25,26,28,30,31,33,51,52,53,81,92
+3VA 24,30,31,36,53,56,57,81,88,93



For Intel power sequence requestment
ALL_SYS_PWRGD to Delay_ALL_SYS_PGD >2ms



<Variant Name>		
PEGATRON Title :		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
<Title>		Engineer:
Size B	Project Name EJ14	Rev 1.0
Date: Tuesday, October 04, 2016	Sheet 68 of 99	



5

4

3

2

1

D

C

B

A

D

C

B

A

Title

<Title>

Size
A

Document Number
EJ14



Rev
1.0

Date:

Tuesday, October 04, 2016

Sheet


69 of 99




PCIEG => From CPU
PCIENB : to CPU


PCI Express decoupling capacitors
support gen2 ==> 0.1uF
support gen3 ==> 0.22uF



+3VS_AON_VGA 57.72,74,75,91
+1.05VS_VGA 57.71,72,96





PEX_I0VDD/Q			
Capacitor	Package	Population	Location
1uF	0402	1	UNDER GPU
4.7uF	0603	1	NEAR GPU
10uF	0805	1	between GPU and power supply
22uF	0805	1	between GPU and power supply











LVDS





Hynix 2G	H5GC4H24AJR-T2C	0x6	0110	PD 34.8K
Samsung 2G	K4G41325FE-HC28	0x7	0111	PD 45.3K
Samsung 4G	K4G80325FB-HC03	0x0	0000	PD 4.99K
Micron 4G	MT51J256M32HF-60:A	0x1	0001	PD 10K
Hynix 4G	H5GC8H24MJR-T2C	0x5	0101	PD 30.1K

Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111


Table 12. N16V-GMR1 and N16S-LG/-GMR/-GTR GDDR5 Recommended Memories




Memory Type	FBVDD/ FBVDDQ	Memory Density	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade (MHz)	Memory Date Code Minimm	Status
GDDR5	1.35V/ 1.35V	256Mx16	Samsung	K4G41325FE-HC28	E-die	0x7	2500	N/A	Post production ready
			Samsung	K4G41325FC-HC03	C-die	0x3	2500	N/A	Production ready
			Hynix	H5GC4H24AJR-T2C	A-die	0x6	2500	N/A	Production ready
			Micron	EDW4032BAG-60-F	A-die	0x4	2500	N/A	Production ready
		128Mx32	Samsung	K4G41325FE-HC28	E-die	0x7	2500	N/A	Post production ready
			Samsung	K4G41325FC-HC03	C-die	0x3	2500	N/A	Production ready
			Hynix	H5GC4H24AJR-T2C	A-die	0x6	2500	N/A	Production ready
			Micron	EDW4032BAG-60-F	A-die	0x4	2500	N/A	Production ready
		256Mx32	Samsung	K4G80325FB-HC03	B-die	0x0	2500	N/A	Production ready
			Hynix	H5GC8H24MJR-T2C	A-die	0x5	2500	N/A	Post production ready
			Micron	MT51J256M32HF-60:A	A-die	0x1	2500	N/A	Production ready
		512Mx16	Samsung	K4G80325FB-HC03	B-die	0x0	2500	N/A	Production ready
			Hynix	H5GC8H24MJR-T2C	M-die	0x5	2500	N/A	Post production ready
			Micron	MT51J256M32HF-60:A	A-die	0x1	2500	N/A	Production ready

Note: For N16V-GMR1 and N16S-LG/-GMR/-GTR, the maximum allowable memory case temperature is 85 °C.

Table 15-3. GB2B-64, GB4B-128 and GB3B-256 Multi-level Mode Strapping

Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Stuff 49.9 kΩ pull-up.			
STRAP1	Keep foot print for pull-up to 3V3_AON and pull-down to GND.			
STRAP2	Do not stuff.			
STRAP3				
STRAP4				













PLACE NEAR GPU

PLACE UNDER GPU


Remove: C67502, C7524, C7523, C7521, C7540 and C7543






VGA_VCORE			
Capacitor	Package	Population	Location
4.7uF	603	10	UNDER GPU
1uF	402	4	UNDER GPU
47uF	805	1	NEAR GPU
22uF	805	1	NEAR GPU
4.7uF	805	5	NEAR GPU
330uF	7343	1	NEAR GPU



FBVDDQ			
Capacitor	Package	Population	Location
0.1uF	0402	2	UNDER GPU
1uF	0603	2	UNDER GPU
4.7uF	0603	2	UNDER GPU
10uF	0805	1	NEAR GPU
22uF	0805	1	NEAR GPU
















Capacitor Type		Footprint	Population ¹		Location ²	
			FBVDDQ	FBVDD		
FBVDD/Q Combined						
0.1 μ F	X7R	0402	10	10	Under DRAM	
1.0 μ F	X7R	0603	4	4	Under DRAM	
10 μ F	X5R	0805	2	2	Close to DRAM	
FBVDD/Q Separate						
0.1 μ F	X7R	0402	6	6	0	Under DRAM
1.0 μ F	X7R	0603	8	4	4	Under DRAM
10 μ F	X5R	0805	2	1	1	Close to DRAM

Note:

1. Per sub-partition, for example, per two pieces of $\times 16$ DRAM or one piece of $\times 32$ DRAM.
2. Location is close to DRAM for all decoupling with $\times 16$ DRAM.

Note:

1. Per sub-partition, for example, per two pieces of $\times 16$ DRAM or one piece of $\times 32$ DRAM.
2. Location is close to DRAM for all decoupling with $\times 16$ DRAM.





5

4

3

2

1

D

C

B

A

D

C



B

A


Title			
<Title>			
Size	Document Number		Rev
A	EJ14		1.0
Date:	Tuesday, October 04, 2016		Sheet 78 of 99




Title			
<Title>			
Size	Document Number		Rev
A	EJ14		1.0
Date:	Tuesday, October 04, 2016	Sheet	79 of 99




+5VO & +3VO POWER SUPPLY




+1.0VSUS POWER SUPPLY




DDR & VTT POWER SUPPLY




1.8VSUS POWER SUPPLY



2.5V POWER SUPPLY




<Variant Name>		Title : PAGE 85 POWER	
PEGATRON PROPRIETARY AND CONFIDENTIAL		Engineer: Gene Cheng	
Size B	Project Name	EJ14	Rev 1.0
Date: Tuesday, October 04, 2016		Sheet 85 of 99	1




PEGATRON		Title : POWER+1.35V_VGA	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
		Engineer: Adams Lin	
Size Custom	Project Name EJ14		Rev 1.0
Date: Tuesday, October 04, 2016		Sheet 66 of 99	

BATTERY CHARGER


Adapter 90W=4.5A
Adapter 65W=3.42A
Adapter 45W=2.37A




SUSB#_PWR POWER





SUSC#_PWR POWER




SUSB#_PWR POWER Control



SUSC#_PWR POWER Control




DSC_VGA_PWR POWER Control



<Variant Name>

PEGATRON Title : POWER_LOAD SWITCH		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
Engineer: Neil Lin		
Size Custom	Project Name EJ14	Rev 1.0
Date: Tuesday, October 04, 2016	Sheet 91	of 99

POWER GOOD DETECTOR




<Variant Name>


PEGATRON		Title : POWER_PROTECT	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
		Engineer: Adams Lin	
Size Custom	Project Name EJ14	Rev 1.0	
Date: Tuesday, October 04, 2016	Sheet 92	of 99	



FOR POWER TEST




BATTERY IN DETECT



PEGATRON		Title : POWER_SIGNAL	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: Mike_Ke	
Size B	Project Name EJ14		Rev 1.0
Date: Tuesday, October 04, 2016		Sheet 93 of 99	

1.05VS_VGA POWER SUPPLY



<Variant Name>		
PEGATRON Title : PAGE 96 POWER		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
Engineer: Neil_Lin		
Size B	Project Name EJ14	Rev 1.0
Date: Tuesday, October 04, 2016	Sheet 96 of 99	

VGA_CORE POWER SUPPLY

